¡¡¡¡5·ÂÕæÊµÑéÓë½á¹û·ÖÎö ¡¡¡¡ÀûÓþßÓÐ4¸ö~16¸öÄں˵ĸßÐÔÄÜ¡¢µÍ¹¦ºÄÈýά¶àºËϵͳÆÀ¹À±¾ÎÄ·½·¨¡£µÍ¹¦ºÄϵͳµÄÄں˽ṹÒÔÎÄÏ×12]ÖеÄIntelSCCÄÚºËΪ»ù´¡¡£¶ÔÓÚ¸ßÐÔÄÜϵͳ£¬¸ù¾ÝAMDMagny-Cours´¦ÀíÆ÷ʹÓõÄAMDϵÁÐ10h΢Ìåϵ½á¹¹À´Ä£ÄâÄں˽ṹ¡£±í1¸ø³öÁËÄں˽ṹ²ÎÊý¡£ ¡¡¡¡ÒªµÍÓÚ1MB»ù×¼¡£¶ÔÍêÈ«»º´æ¿ÊÇóÐ͹¤×÷¸ºÔØ,1MB»ù×¼µÄ»º´æ³ß´ç½Ï´ó£¬ËùÒÔEDP×îÓÅ¡£±¾ÎĽá¹û±íÃ÷£¬Óë1MB»ù×¼Ïà±È£¬3D~CRPµÄEDPϽµ36.9%¡£ÒòΪģ¾ß³É±¾ÓëÃæ»ýµÄ4´Î·½³ÉÕý±È£¬ËùÒÔÃæ»ýÊÇÆÀ¹ÀÈýάϵͳÐÔÄܵÄÖØÒªÖ¸±ê¡£Ê¹ÓÃÄÜÁ¿ÑÓ³ÙÃæ»ý³Ë»ý£¨EnergyDelayAreaProduct,EDAP)×÷ΪÆÀ¹ÀÄÜÁ¿Ãæ»ýЧÂʵÄÖ¸±ê¡£Èçͼ6(b)Ëùʾ,3D~CRPÔÚËùÓй¤×÷¸ºÔؼ¯ºÏÖеÄÐÔÄܾùÓÅÓÚ1MB»ù׼ϵͳ,EDAP±È1MB»ù×¼µÍ57.2%¡£ ¡¡¡¡ÎÞµÍÆ¤ÖжÈW¶ÈÍêÈ«J£º×÷¸ºÕÒÇó¶È(a>iE¹æ»¯ºóµÄEDP ¡¡¡¡ÎÞµÍÆ¤Öжȅl¶ÈÍêÈ«¹¤×÷¸ºÔÔ¼¶ft¿ÊÇó¶È<bliE¹æ»¯ºóµÄEDAP ¡¡¡¡Í¼6µÍ¹¦ºÄÈýά¶àºËϵͳÓë1MB»ù׼ϵͳ¶Ô±È ¡¡¡¡»ùÓÚ¸ßÐÔÄÜÈýάϵͳÆÀ¹ÀÁ˱¾ÎÄ3D~CRPµÄÉè¼ÆºÍÔÚÏß²ßÂÔ¡£Í¼7¸ø³öÁËÖ§³Ö»º´æ×ÊÔ´¹²ÏíµÄ¸ßÐÔÄÜÈýάϵͳÓë»ùÓÚ1MB¾²Ì¬»º´æµÄÈýά»ù׼ϵͳµÄEDPºÍEDAP½á¹û¡£¿ÉÒÔ¿´³ö£¬Ê¹Óûº´æ×ÊÔ´¹²ÏíºÍ±¾ÎÄÔÚÏß²ßÂÔºó£¬EDPºÍEDAPϽµ·ù¶ÈµÍÓڵ͹¦ºÄϵͳ¡£Óë1MB»ù׼ϵͳÏà±È,3D~CRPµÄEDPºÍEDAP·Ö±ðϽµ6.1%ºÍ21.3%¡£ÎªÑо¿±¾ÎIJßÂԵĿÉÍØÕ¹ÐÔ£¬ÔÚÊ®ÁùºËµÍ¹¦ºÄ3D~CRPϵͳÉÏÆÀ¹ÀÁ˱¾ÎÄÔÚÏß²ßÂÔµÄÐÔÄÜ¡£Ê®ÁùºËÈýάϵͳÓÐ4²ã£¬Ã¿²ãÓÐ4¸öÄںˣ¬Ã¿¸öÄÚºËÓÐ1MB˽ÓÐL2»º´æ¡£ ¡¡¡¡»º´æºÍÄں˽ṹÓëËĺË3D~CRPϵͳÏàͬ¡£½«16¸öSPEC»ù×¼ÈÚºÏΪһ¸ö»º´æ¿ÊÇó¶È½ÏµÍµÄ¹¤×÷¸ºÔØ,²¢ÓÃÆäÀ´ÆÀ¹ÀÊ®ÁùºËµÍ¹¦ºÄ3D~CRPϵͳµÄEDPºÍEDAP¡£¿ÉÒÔ·¢ÏÖ£¬ÔËÐб¾ÎÄÔÚÏß²ßÂԵĵ͹¦ºÄ3D~CRPϵͳµÄEDPºÍEDAPÓë1MBÏà±È·Ö±ðϽµ19.7%ºÍ43.5%¡£ ¡¡¡¡±¾Îİ´ÕÕÎÄÏ×[11]·½·¨£¬Ñо¿ÁËÖ§³Ö΢Ìåϵ½á ¡¡¡¡¹¹×ÊÔ´¹²Ô磨MicroarchitectureResourcePartake,MRP)µÄÈýάϵͳ¡£ÎªÆÀ¹ÀMPRÐÔÄÜÌáÉýÇé¿ö£¬±¾ÎÄÔËÐеijÌÐò³ß´çÊÇÐÔÄÜÃô¸ÐÐÍ×é¼þĬÈϳߴçµÄ4±¶£¬²¢½«IPC½á¹ûÓëĬÈÏÉèÖÃϵĽá¹ûÏà±È½Ï¡£¶ÔÔËÐÐÓÚµ¥ºËÉϵÄÓ¦Ó㬱¾ÎÄʵÑé½á¹û±íÃ÷£¬MRPʹÐÔÄÜÆ½¾ùÌáÉý10.4%,ÓëֻʹÓÃMRPʱÏà±È£¬½«MRPºÍCRPÏà½áºÏ¿ÉʹÐÔÄܽøÒ»²½ÌáÉý8.7%¡£ ¡¡¡¡6½áÊøÓï ¡¡¡¡ÎªÖ§³Ö×ÊÔ´³Ø¹²ÏíµÄÈýάϵͳÐèÒªÉè¼ÆÒ»ÖÖÄܹ»¸ÐÖªÓ¦ÓóÌÐò»º´æÐèÇóµÄ²ßÂÔ£¬Òò´Ë£¬±¾ÎÄÌá³öÒ»ÖÖ»ùÓÚ»º´æ×ÊÔ´³ØµÄÈýά¶ÑջϵͳÄÜЧÌáÉý²ßÂÔ£¬¿¼ÂÇÐÔÄܺÍÄÜÁ¿¼äµÄÏ໥×÷Ó㬲¢¸ù¾ÝϵͳÔËÐиºÔصÄÌØµã¹ÜÀí¹²Ïí×ÊÔ´¡£Í¨¹ýÉè¼ÆµÄÔÚÏßÓ¦ÓøÐÖª×÷Òµ·ÖÅäºÍ»º´æ¹²Ïí²ßÂÔ£¬ÊµÏÖÈýάϵͳÄÜЧµÄ×î´ó»¯¡£ÊµÑé½á¹û±íÃ÷£¬Ö»Ðè¶ÔÈýά¶àά½á¹¹×öÉÙÁ¿±ä¶¯£¬Í¬Ê±ÀûÓÃÖÇÄܹÜÀí²ßÂԺͻº´æ×ÊÔ´³Ø¹²Ïí¼¼Êõ¼´¿ÉʵÏÖϵͳÄÜЧÌáÉý¡£ÏÂÒ»²½¹¤×÷½«¶Ô¶àºËϵͳ½ÚÄÜÎÊÌâ½øÐÐÑо¿£¬ÖØµã¹Ø×¢ÈçºÎÔÚÂú×ãʱ¼äÔ¼ÊøÌõ¼þϽµµÍϵͳÄܺġ£ ¡¡¡¡²Î¿¼ÎÄÏ× ¡¡¡¡[1]LohGH.3D-stackedMemoryArchitecturesforMulti-coreProcessors[C]//Proceedingsofthe35thInternationalSymposiumonComputerArchitecture.WashingtonD.C.,USA:IEEEComputerSociety,2008:453-164. ¡¡¡¡[2]CoskunAK,AyalaJL,AtienzaD,etal.DynamicThermalManagementin3DMulticoreArchitecturesC]//ProceedingsofDesign,Automation&TestinEuropeConference&Exhibition.WashingtonD.C.,USA:IEEEPress,2009:14104415. ¡¡¡¡[3]ZhuravlevS,BlagodurovS,FedorovaA.AddressingSharedResourceContentioninMulticoreProcessorsviaSchedulingJ].ACMSIGARCHComputerArchitectureNews,2010,38(1):129442. ¡¡¡¡[4]MartinezJF,IpekE.DynamicMulticoreResourceManagementIAMachineLearningApproachJ].IEEEMicro,2009,29(5)£º8^7. ¡¡¡¡[5]ÍôÁᣬ»ÆÑ×£¬Ô¬¹â»Ô.ÖØÓøÐÖªµÄ·ÇÒ»Ö»º´æÇ¨ÒƲßÂÔÑо¿J].¼ÆËã»ú¹¤³Ì,2014,40(2):81-85. ¡¡¡¡[6]Öܱ¾º£,Çǽ¨ÖÒ£¬ÁÖÊ÷¿í.»ùÓÚ¶àºË´¦ÀíÆ÷µÄ¶¯Ì¬¹²Ïí»º´æ·ÖÅäËã·¨J.¶«±±´óѧѧ±¨£º×ÔÈ»¿ÆÑ§°æ,2011, ¡¡¡¡32(1):131438. ¡¡¡¡[7]VaradarajanK,NandySK,ShardaV,etal.MolecularCaches:ACachingStructureforDynamicCreationofApplication-specificHeterogeneousCacheRegions[C]ØØProceedingsofthe39thAnnualIEEE/ACMInternationalSymposiumonMicroarchitecture.WashingtonD.C.,USAIIEEEComputerSociety,2006:433-42. ¡¡¡¡[8]QureshiMK,PattYN.Utility-basedCachePartitioningIA ¡¡¡¡Low-overhead,High-performance,RuntimeMechanismtoPartitionSharedCachesC]//Proceedingsofthe39thAnnualIEEE/ACMInternationalSymposiumonMicroarchitecture.WashingtonD.C.,USA:IEEEComputerSociety,2006:423-132. ¡¡¡¡[9]KumarR,ZyubanV,TullsenDM.InterconnectionsinMulti-coreArchitectures:UnderstandingMechanisms,OverheadsandScaling[C]//Proceedingsofthe32ndInternationalSymposiumonComputerArchitecture.WashingtonD.C./USA£ºIEEEPress,2005£º408-119. ¡¡¡¡[10]HijazF,ShiQ,KhanO.Low-latencyMechanismsforNear-thresholdOperationofPrivateCachesinSharedMemoryMulticoresC]//Proceedingsofthe45thAnnualIEEE/ACMInternationalSymposiumonMicroarchitectureWorkshops.WashingtonD.C.,USA£ºIEEEComputerSociety,2012:68-73. ¡¡¡¡[11]HomayounH,KontorinisV,ShayanA,etal.DynamicallyHeterogeneousCoresThrough3DResourcePoolingC]//Proceedingsofthe18thInternationalSymposiumonHighPerformanceComputerArchitec-ture.WashingtonD.C.,USA:IEEEPress,2012:142. ¡¡¡¡[12]HowardJ,DigheS,HoskoteY,etal.A48-coreIA^32Message-passingProcessorwithDVFSin45nmCMOSC]//Proceedingsof2010IEEEInternationalSolid-StateCircuitsConferenceDigestofTechnicalPapers.WashingtonD.C.,USA:IEEEPress,2010:108409. ¡¡¡¡[13]BinkertNL,DreslinskiRG,HsuLR,etal.TheM5SimulatorIModelingNetworkedSystemsJ].IEEEMicro,2006,26(4)£º52-60. ¡¡¡¡[14]LiS,AhnJH,StrongRD,etal.McPAT:AnIntegratedPower,Area,andTimingModelingFrameworkforMulticoreandManycoreArchitecturesC]//Proceed-ingsofthe42ndAnnualIEEE/ACMInternationalSymposiumonMicroarchitecture.NewYork,USA:ACMPress,2009:469-480. ¡¡¡¡[15]ThoziyoorS,MuralimanoharN,AhnJH,etal.CACTI5.1 ¡¡¡¡J].HPLaboratories,2008,2(11):111417. ¡¡¡¡[16]SrinivasanJ,AdveSV,BoseP,etal.TheCaseforLife-timeReliability-awareMicroprocessorsJ].ACMSIGARCHComputerArchitectureNews,2004,32(2)1276^83. |
¡¡¡¡ºËÐÄÆÚ¿¯Íø£¨www.hexinqk.com£©±ü³Ð¡°³ÏÒÔΪ»ù£¬ÐÅÒÔΪ±¾¡±µÄ×ÚÖ¼£¬Îª¹ã´óѧÕßÀÏʦÌṩͶ¸å¸¨µ¼¡¢Ð´×÷Ö¸µ¼¡¢ºËÐÄÆÚ¿¯ÍƼöµÈ·þÎñ¡£ ¡¡¡¡ºËÐÄÆÚ¿¯Íø×¨ÒµÆÚ¿¯·¢±í»ú¹¹£¬ÎªÑ§ÊõÑо¿¹¤×÷Õß½â¾ö±±´óºËÐÄ¡¢CSSCIºËÐÄ¡¢Í³¼ÆÔ´ºËÐÄ¡¢EIºËÐĵÈͶ¸å¸¨µ¼×ÉѯÓëд×÷Ö¸µ¼µÄÎÊÌâ¡£ ¡¡¡¡Í¶¸å¸¨µ¼×Éѯµç»°£º18915033935 ¡¡¡¡Í¶¸å¸¨µ¼¿Í·þQQ£º ¡¡¡¡Í¶¸å¸¨µ¼Í¶¸åÓÊÏ䣺1003158336@qq.com |